I. INTRODUCTION

P
OWER consumption of modern digital integrated CMOS circuits is increasing with each generation and has become a serious design issue. Traditionally, dynamic power management (DPM) is employed at operating system level to adjust the supply voltage for each power state. The supply voltage is conservatively margined to account for process and temperature variations. These voltage margin increases with technology scaling due to larger process variations, rendering DPM less efficient. On the other hand, the hardware approach like dynamic voltage scaling (DVS) allows voltage to be scaled such that the actual delay of the chip instead of worst case delay meets the target performance. This enables more power savings as minimum possible voltage for target performance can be attained. In DVS the supply voltage is adjusted to meet the target delay using an on-chip delay monitor in a hardware feedback loop [1] . Though DVS very well manages the dynamic switching power, with shrinking feature size the static (leakage) power has increased exponentially which it cannot control. Particularly, at low activity levels, leakage power is dominant. Dynamic voltage and threshold scaling (DVTS) manages both dynamic and leakage power by adjusting supply voltage and body bias voltage . In digital circuits designed below 0.1 m, total power at any given performance can be optimized by DVTS [2] . DVTS has been successfully proven on silicon for low power high speed applications [3] - [5] . The optimum power point varies strongly with activity and temperature. Hence, it is necessary to locate optimum automatically [3] , [4] , [6] . To locate the optimum point, unlike in DVS, DVTS needs information about total power consumption of the circuit. In [3] a DVTS closed-loop system is designed, where a feedback loop is used to maintain the ratio of for which power is optimum. Power information is obtained from replica circuits that mimic leakage and switching power. The major drawback of replica circuits is that they cannot track variation in power due to activity and temperature. Also designing replica circuits to mimic power dissipation of large circuit blocks is challenging due to a diversity of gate types and increased random process variations in deep sub-micrometer (DSM) process nodes. Technique to estimate the dynamic power by monitoring activity directly from the load circuit is proposed in [7] and [8] . However, for DVTS leakage power also needs to be measured. Hence, it is desirable to measure power directly from the actual circuit. One direct measurement approach is to measure the voltage drop across series sense resistor and estimate the total current drawn. The power consumed is obtained by multiplying estimated current with the supply voltage. The resistance embedded in core power plane can be used as sense resistor [9] . For designs with power gating, the power gating sleep transistors can be used as sense resistors as described in this paper. Absolute power measurements as in [9] requires two high resolution analog-to-digital converters (ADCs), a multiplier and a calibration hardware to know the sense resistor value.
In this paper a DVTS algorithm is described which needs relative power values between two measurement iterations. This differential operation reduces the measurement area and power overhead significantly. Further, an in-situ power monitoring technique is proposed which enables tracking of power with activity and/or temperature variations. The in-situ operation of power monitor permits DVTS algorithm to optimize the power regardless of the operating region (super or sub-threshold) of load circuit. The proposed DVTS system is validated by a AMS 350 nm CMOS test chip. Section II explains DVTS system and the control algorithm. Section III deals with the design and implementation of the power monitor. Section IV discusses concerns while implementing DVTS with in-situ power monitor. Section V presents measured result of test chip. Section VI concludes this work with possible future improvements.
II. PROPOSED DVTS SYSTEM
A. DVTS Versus DVS
To quantify the power savings achieved by DVTS over DVS, ring oscillators with different logic depth to mimic a high speed microprocessor, a high performance ASIC and a moderate performance ASIC are designed. These oscillators are simulated in HSPICE using UMC 90 nm CMOS process. The inclined lines in Fig. 1 are the constant performance curves. These curves are the locus of points for which performance remains same but power varies. Out of all these points power is minimum only at the power optimum point (PoP).
is the body bias to control the threshold voltage of the nMOS and pMOS transistor. 1 At small activity and/or temperature leakage power is dominant which is reduced by increasing . To maintain constant performance, is also increased. Though the dynamic power increases, net total power reduces. Whereas, at very high activity, the dynamic power dominates the total power which is reduced by reducing . The performance degradation is compensated by reducing . Unlike in DVS where is set to meet target performance, in DVTS combination of 1 V is considered with pMOS transistor as reference. It has opposite polarity and same magnitude for nMOS transistors. together determines performance and power which improves power saving at higher activity. Thus, under DVTS control the load circuit always operates at PoP by moving diagonally along the constant performance curve by adjusting and . Table I summarizes the power savings achieved by DVTS over DVS under steady state condition with varying activity and temperature. DVTS offers considerable power savings compared to DVS when leakage power is a large fraction of total power. The power savings increase with increasing logic depth. The moderate performance application-specific integrated circuit (ASIC) with long logic depth at low activity and/or high temperatures gain the most with DVTS. Thus in future DSM nodes with larger sub-threshold leakage, DVTS will be an attractive option to reduce power. Fig. 2 shows block diagram of close loop DVTS system with in-situ power monitor. DVTS controller implements the proposed DVTS algorithm and controls the supply voltage regulator and well bias charge pump. The drain of sleep transistor acts as a virtual ground node for the load circuit. The power monitor processes virtual ground voltage to generate a 2 bit output that gives information on total power consumed by the load. Control signal generator (CSG) generates control signals for power monitor when START signal is asserted. The delay monitor measures whether performance of load circuit meets the target performance within tolerance limit. Delay monitor is implemented with a critical path replica circuit [10] . The proposed DVTS system is suited for load circuits where the rate of change in activity is gradual. The maximum rate of change of activity that can be supported is discussed in Section IV-A. Fig. 3 shows the flow chart of the proposed DVTS algorithm. The algorithm first sets the supply voltage to meet target performance, then adjust well potential to achieve minimum power. nWell bias and pWell bias are always tuned by same amount and hence DVTS control loop is essentially a 2-D control loop. To avoid oscillations, loop and loop are decoupled by tuning them independently [4] . Performance is said to have met when current performance is within tolerance window of target performance . It is achieved by increasing or decreasing by step size of . Power monitor is triggered once performance is met. Note that minimizing power at fixed target performance is equivalent to minimizing energy.
B. DVTS Controller
C. DVTS Algorithm
Power monitor computes difference between power consumed in current step and the power consumed in previous step
. If the difference is below the power threshold level , power monitor observes no change in power and algorithm converges to PoP. But if the difference is greater than then based on its sign, power monitor decides whether power is increasing or decreasing. The algorithm steps well bias by step size based on decision of power monitor. After every step performance is measured as it might have got violated due to change in . Once algorithm converges to PoP it reads power monitor continuously to detect any change in power due to change in activity and/or temperature. The algorithm reinitiates itself if a power change greater than is observed. is set via software application like in any other DVS technique. But once target frequency is set, the PoP variation is tracked automatically (without software intervention) with activity and temperature. Thus, the software policies for run-time DVS can be reused [11] . Fig. 4 (a) shows behavior of DVTS algorithm while tracking PoP and Fig. 4 (b) compares the total power of load circuit under no DVTS, ideal DVTS and DVTS with finite step size. Suppose, the activity changes to 0.04 at point A then the DVTS loop initiates. Setting to maximum forward bias [see Fig. 4 (a)] avoids load circuit entering into nonfunctional point due to reduced overdrive. Once the algorithm meets constant performance curve at point B, it updates the direction of stepping . This direction is also updated every time supply voltage is modified which leads to ping-pong steps shown in Fig. 4(a) . After loop settles at point C, the DVTS loop enters continuous power monitor reading mode.
Suppose after reading the power monitor for time [see Fig. 4(b) ], change in power greater than due to change in activity from 0.04 to 0.02 is noticed. Then the loop reinitiates has an overhead of approximately 600 gates when synthesized using Faraday standard cells for 90 nm CMOS.
III. DIFFERENCE POWER MONITOR DESIGN
The voltage drop across sleep transistor is used by the power monitor to measure the total power consumption [12] . Sizing of sleep transistor with low performance degradation due to voltage drop is well known and it is assumed for this work.
A. Theoretical Background of Power Monitor
In active mode the sleep transistor works in linear region and hence its ON resistance can be modeled by . As shown in Fig. 5, if is the total current demand of the load circuit than a voltage drop of develops across . The output of the integrator with gain is
Relation between average power and can be obtained by using in the equation above
The average power is proportional to . In order to remove term from (2), one solution is to make integration time proportional to . This is achieved by dividing by a bit programmable counter. Thus, the relation between and can be written as
where . Unit of is . By (2) and (3) where (4) Thus, can be measured as a scaled version of . As depends on , its precise value is not known and hence (4) cannot measure absolute power. Fig. 6 shows simulation results for actual power consumption and . located by tracking minima in , matches with actual PoP coordinates in . Actual power curve is obtained by SPICE 
B. Circuit Implementation of Power Monitor
The power monitor in Fig. 7 is designed in UMC 90 nm CMOS 1P9M process. Level shifter shifts to the input common mode of opamp-A.
is implemented by a resistor bank to have programmable integration time constant. The active Miller integrator is implemented with , and opamp-A. Since the DVTS system only needs relative information of increase or decrease in the power rather than accurate measurement of the absolute power, power monitor uses a difference amplifier and a 2 bit quantizer to digitize instead of an ADC. In addition, this design choice reduces power and area overhead of the power monitor. The output of the difference amplifier with gain over two consecutive th and th step is given as Output of the quantizer with threshold is set when where
If the difference in power during th and th step is given by than using (4), (5) and the gain of integrator, , the power threshold of the power monitor is given as (6) The power monitor will indicate an increase in power or UP state if, and will indicate decrease in power or a DOWN state if, . The power monitor indicates HOLD state when is within the two bounds. The power monitor operates in two phases, viz. integration phase and evaluation phase [see Fig. 8(b) ]. During integration phase INT pulse integrates value for duration. During evaluation phase, the output of the integrator, , is held across . During th step is sampled across C2 by SP2 pulse [see Fig. 8(c) ]. C2 holds the charge until next measurement cycle. During th step it is compared with sampled across C1 by SP1 pulse. The result of comparison is latched during OS. CLR pulse removes residual charge left across . The voltage transfer curve (VTC) of inverter based skewed quantizer is shown in Fig. 9 . Fig. 8(c) shows the 2 bit output, Bit-0 and Bit-1, of power monitor. Time delay in Fig. 8(b) is time required by charge pump to settle to current step values. The total measurement time is given by (7) is not constant as varies with from to . The control signals adds up to .
C. Non-Ideal Effects in Power Monitor
The input offset voltage of the integrator hampers the dynamic range and it impacts the most when integrator operates with maximum integration time. It can be mitigated by sizing the input pair properly and choosing larger . The input offset voltage, , of the difference amplifier reduces the resolution of the power monitor.
can be managed by auto-zeroing techniques [13] . The charge injection from switches SP1 and SP2 on hold capacitor appears as common mode signal to difference amplifier and thus gets cancelled to first order. Further, the leakage current also degrades the resolution of the power monitor by discharging the hold capacitor (C2). Error due to leakage current and charge injection results in error voltage across the hold capacitors. The change in the gain of the integrator over consecutive integration phase results in residue output offset voltage . These nonidealities alters the power threshold from (6) to (8) The activity of load circuit changes due to change in input vectors while power monitor is making its measurement. As explained in the appendix, this activity dependent noise, appears in the power measurement as .
is the noise of the power monitor. From (8) it can be seen that by, increasing , and can be averaged out to improve the power resolution. and are assumed to be independent across two sampling instances resulting in multiplier of .
IV. SYSTEM UNDER DVTS CONTROL
A. Timing Overhead of DVTS
The convergence time of DVTS algorithm depends on its current operation point. If the load circuit operates currently at than the number of steps, , required in to reach PoP is . The number of steps, , in required to reach PoP is . Using (7), the total convergence time, , is given by where, and is the settling delay of charge pump and the voltage regulator respectively. dictates the DVTS loop bandwidth and governs the maximum rate of change of activity that can be supported. For DVTS loop convergence from point A to C in Fig. 4(a) , value of is 18 and is 12. Using 5 nS, 125 nS, 70 nS and 100 nS the value of 3.72 S [14] , [15] . Whereas, from point C to D is 1.92 S.
B. Limits on the Size of the Load Circuit
The achievable power savings by DVTS over DVS for a given activity and fix performance can be expressed as (9) where is the power at PoP and is the total power overhead of the power monitor. By reducing block size of the load circuit, the power savings reduce as stays constant while and reduces. Thus, for DVTS to achieve at least percent of power saving over DVS, the load circuit should have atleast gates. For these gates has to be designed such that it is less than over range of activity of interest. Using , minimum block size, for the load circuit is (10) For Type-III circuit, the value of at & 75 C is 21.6% (see Table I ). Using the values from Table II and substituting them in (10) , is obtained to be 77 K gates. With scaling to DSM nodes, leakage power is larger which increases and thus reduce whereas, switching power reduces which increases . Also, increases with scaling because at lower supply voltages op-amp burns more power to meet same dynamic range [16] . For low activity leakage power dominates total power and as leakage power increases with technology, reduces. Thus, scales along with technology for low activity load circuits. However, for high activity dynamic power dominates and it decreases with scaling which results in increase of with scaling (see Table III ). Note that (10) is a theoretical calculation of . In practice, would be mainly driven by affordable voltage domains and micro-architecture choice [17] .
C. Minimum Activity Change Detectable
Power monitor can track the changes in power which are above power threshold . The minimum detectable change . This can be expressed as (11) In practice, is a design specification for which is evaluated using (11) . Using (11) and the values in Table III, if of 0.00011 is required to be detected around activity of 0.01 than the value of is 10 . Power monitor is engineered using this value of and (6).
D. Technology Scalability of DVTS System
The total leakage current in the load circuit is contributed by sub-threshold leakage, gate leakage and gate-induced drain leakage (GIDL). With technology scaling the gate leakage increases which is primarily managed by using high-K gate materials. Whereas, the sub-threshold leakage current still increases by 5 with each technology generation. DVTS yields maximum savings when the sub-threshold leakage dominates the total leakage current. Hence, DVTS can be beneficial in advance technology nodes. However, these savings depends on the effectiveness of reverse body bias (RBB) to control threshold voltage which is diminishing with every technology node. The scaling theory predicts that larger RBB will be required to cause enough change in threshold voltage. However, in practice RBB is still effective at 28, 45, and 65 nm technology by careful channel engineering [17] - [19] .
The key challenge in scaling the power monitor to DSM nodes is the design of the integrating opamp. The opamp consumes majority of power to achieve required UGB and low input referred noise while meeting the required dynamic range. Techniques to improve dynamic range and intrinsic device gain in [16] and [20] can also be used for power monitor design. 
V. TEST CHIP
The test chip contains load circuit, controller, power monitor and scan flops as shown in Fig. 10 . Scan flip-flops (SCF) selectively enables the inverter chain to control the activity factor from 0.05 to 1. As the test chip is fabricated in a double well CMOS process, only nWell contacts were available and therefore, only pMOS body bias control is used to change the threshold voltage. Fig. 11(a) shows the load circuit consisting of 20 chains of inverters [21] . Select input of NAND gate enables or disables the respective chain. Out of 20 chains only the first chain is configured as an oscillator. In order to change resolution of power monitor is made programmable by using R-bank for . Fig. 11(b) shows circuit to generate control signal for power monitor. Table III list area and power consumption of load circuit and power monitor (PM).
A. Measurement of Power Monitor Resolution
Voltage resolution of power monitor is an important metric for the DVTS system. It is the minimum change at the virtual ground node which power monitor can resolve. The resolution of power monitor is mainly governed by integration time and time constant. Fig. 12(a) shows measured resolution of power monitor with different settings of . Best resolution is achieved for minimum available and . Power monitor can resolve a minimum 250 V of variation in . For varying from 10% to 90% of , power monitor consumes an average power of 0.244 mW. To measure resolution of power monitor, a triangular test signal is feed at virtual ground node. Power monitor samples test signal by as it ramps up and resolves it as power UP while when test signal ramps down power monitor resolves it as power going DOWN. As the frequency of test signal is reduced the change in value between two consecutive reduces. Thus, for given , resolution of power monitor is then defined by smallest frequency of test signal for which power monitor makes first error and decides HOLD state. As the test signal is triangular in nature the power monitor output should be either UP state or DOWN state. Power monitor indicates HOLD state only when it commits error due to failure in resolving its input.
is chosen such that after finishes, sufficient cycles of are left to generate control signals. CRO snapshot in Fig. 12(b) shows test signal, integrate pulse and controller clock along with power monitor output. Note that if is large and hold capacitors are not sufficiently sized than the charge loss due to degrades the resolution. Fig. 13 shows the test setup for DVTS loop. To leverage the use of power monitor in advanced technology nodes, an off-chip leakage emulator is used to mimic sub-threshold leakage in 45 and 65 nm CMOS process using PTM files. Off the shelf opamps are used to generate such that the relation between and is similar to that between and . DVTS algorithm runs off-chip on PC using MATLAB whereas rests of the components are on-chip. This test setup is sufficient to characterize power monitor and fine tune the DVTS algorithm. Adaptive bit counter to generate from is implemented in FPGA and it is controlled over RS-232 link by the DVTS algorithm. As the load circuit is a ring oscillator, its performance can be monitored by monitoring its frequency of oscillation [21] . The performance monitor is implemented in FPGA. Two DC sources that power and lines are controlled by DVTS algorithm over GPIB link. and I/O ring power lines are kept constant at 3.3 V throughout the experiment. Fig. 14(a) shows the PoP for different activity after injecting emulated leakage current. DVTS algorithm is initiated at point-A [see Fig. 14(b) ] to track PoP. Fig. 14(c) shows the stepping of and line as the loop tracks PoP. The and were chosen to be 50 and 100 mV, respectively. Point B in Fig. 14(a) is the DVS point located by the loop with 3% tolerance. The large continued transition from point B to D reflects poor sensitivity of delay with . Ideally, once the DVTS loop hits constant performance curve, it should directly locate PoP without searching for it. The total error in locating the DVS point, , is around due to three error sources namely, finite performance tolerance window, finite resolution of performance monitor and finite . Point Q is the ideal PoP [also shown in Fig. 14(a) ] whereas, the DVTS loop settles to point P making finite error of 10 mV in and 0.7 V in . Due to this error even though loop achieves power savings of 46.3%, it loses possible power saving of around 7%. Loop converges in around 18 s with present test setup. Convergence time is large mainly due to the sluggish DC sources used for powering the supply and body voltages. DVTS algorithm locates and settles to 3.05 V and 2.1 V as shown in Fig. 14(c) .
B. DVTS Loop Convergence for Load Circuit Operating in Super-Threshold
C. DVTS Loop Convergence for Load Circuit Operating Near Sub-Threshold Region
As the loop approaches PoP, the power monitor is required to resolve finer changes in virtual ground voltage. These changes are even finer at lower supply voltage. Due to large delay of DC sources the measurement time is large which induces charge loss from C2 due to leakage current. This degrades the resolution of power monitor which causes DVTS loop to commit errors at some steps as it approaches PoP. To enable the study of convergence of algorithm (see Fig. 3 ) and principle of power monitor at lower supply voltages, power monitor output in Fig. 13 was replaced by volt-meter which was controlled over the GPIB link. To make load circuit operate near sub-threshold, it was powered with of 1.5 V. Value chosen for and is 10 and 100 mV, respectively. The loop starts with average power consumption of 1.1 mW and of 4 MHz [see Fig. 15(a) ]. Point A, B, and C are the ideal PoP for activity of 1, 0.5, and 0.05, respectively. As shown in Fig. 15(b) , after reaching DVS point L, DVTS algorithm goes around path L-M-N-O because at lower the sensitivity of delay to are comparable. Converging to PoP of at point A saves 65% of power from starting point and 48.5% from DVS point. Once loop settles at point A (PoP for ) the activity of load circuit is reduced to 0.5 and the DVTS loop re-initiates itself. Departure of DVTS algorithm from PoP point A towards new PoP at point B is shown in Fig. 15(c) . The dotted lines in the Fig. 15(c) is the tolerance window within which the algorithm locates PoP. Ping-pong step V-W occurs due to reasons explained in Section II. this work activity can be tracked automatically. For rest of the approaches external input is required to indicate change in activity and reinitiate the control loop. Also the overhead of this work (and [9] ) does not scale up with increasing size of the load circuit. Compared with the replica approach [3] , the key benefits of proposed scheme is ability to track PoP with activity. Even if external activity information is available, the replica approach can track PoP in discrete steps of activity which limits achievable power saving. Further, replica approach is sensitive to region of operation of load circuit. Also, replica based approach is heuristic approach where control loop is operated to locate desired while present work locates PoP in true sense.
D. Comparison With Other State-of-the Art Techniques
VI. CONCLUSION
A DVTS algorithm that can locate with varying activity is studied under simulation framework and validated with a test chip. Timing overhead of DVTS system and size of load circuit are analyzed as they limit the application of DVTS. The tracking performance of the algorithm can be improved by reducing the timing overhead. It can be inferred that for technology node with larger leakage currents, DVTS is more beneficial over DVS.
The key contribution of paper is the in-situ power monitor. The dynamic range of power monitor is a crucial parameter which determines the range of scaling. Digitally assisted techniques can be used to improve the dynamic range. The accuracy of power monitor is also critical as it directly impacts the power savings possible by DVTS control. To improve the accuracy, techniques to cancel the input offset voltage of difference amplifier can be employed. To avoid resolution degradation due to leakage current the analog storage needs to be replace with a robust digital solution. Also, with technology scaling the design of integrator can become challenging and hence, alternate integrator topologies (e.g., VCO) has to be researched.
APPENDIX A ACTIVITY DEPENDENT NOISE IN POWER MONITOR
The activity of the load circuit can be approximated by stationary random variable with a Poisson distribution with mean and variance of [7] . With this approximation, the total current in Fig. 5 is Due to fluctuation in the activity the total current varies with mean and variance which are given by (12) Using (12) and (1), the mean and variance of is
The equation above assumes that the cycle to cycle activity variations are independent. Substituting the equations above in (4) the deviation in the power measurement is
